

Analyzable Architectural Models of Service-Based Embedded Systems

Software Engineering Institute Carnegie Mellon University Pittsburgh, PA 15213

Presenter: John J. Hudak Co-Authors: Lutz Wrage, Jorgen Hansson Date: June 27, 2008



© 2006 Carnegie Mellon University

Motivation

SOA is emerging as a paradigm for achieving maximum reuse and minimum redundancy of services via complex, multi-platform distributed environments.

SOA's are being considered embedded real-time systems

Real-time embedded systems have the following QoS of interest:

- Performance goals (latency requirements, throughput)
- Dependability, fault tolerance
- Efficient use of resources (e.g. service, power)

How can SOA's be analyzed across multiple Quality of Service (QoS) attributes early and throughout the lifecycle to ensure quality attributes are achievable?



Predictability through design
Software Engineering Institute
Carnegie Mellon

Analyzable Architectural Models of Service-based Embedded Systems John J. Hudak June 27, 2008

© 2006 Carnegie Mellon University

Outline

Themes: Architecture modeling, evaluation, Device Profile for Web Services (DPWS) as an example

This talk presents an model-base approach that analysis results

- Device Profile for Web Services the concepts
- Architecture Analysis and Design Language (AADL) overview
- Modeling example: DPWS architecture automobile navigation system
- Perspectives of DPWS modeling logical communication, data flow, thread representation, cpu binding/resource utilization.




Software Engineering Institute

Device Profile for Web Services (DPWS)

DPWS specification that allows clients to discover services that when used together, can allow the client to perform a computational task.

DPWS enables:

- Description of web services
- Dynamic discovery of service
- Receiving and subscription to a (web) service
- Sending secure messages to/from a (web) service





Software Engineering Institute

Carnegie Mellon

Analysis Perspectives of SOA

Performance

- Latency
 - Service establishment
 - Timely response from services (hard, soft real-time)


Resource Consumption

- Communication bandwidth
- CPU utilization resource mapping
- Power Consumption

Dependability

- Fault detection enumerate fault type
- Redundancy show replication, control mechanisms
- Modal operation degraded operational and failover state





AADL Overview



Carnegie Mellon

Analyzable Architectural Models of Service-based Embedded Systems John J. Hudak June 27, 2008 © 2006 Carnegie Mellon University

6

The Architecture Analysis and Design Language (AADL)

It is an SAE Avionics Standard- AS-5506

A formal modeling language for describing software and hardware system architecture

Based on the component-connector paradigm

Textual and graphical notations that allows for:

- Precise execution semantics for modeling of hardware and software components & interactions
 - Thread, process, data, subprogram, system, processor, memory, bus, device, abstract component, virtual processor, virtual bus
- Continuous control & event response processing
 - Data and event flow, synchronous call/return, shared access
 - End-to-End flow specifications
- Operational modes & fault tolerant configurations
 - Modes & mode transition

Core Standard (AS5506) published 2004, Annexes 2006, V2 currently being balloted


• www.aadl.info




Overview of AADL Language Application Components

Components and their descriptions used in our modeling:

• System: hierarchical organization of components



Thread: a schedulable unit of concurrent execution



Ports: directional transfer of data & control




Process: protected address space



Data: potentially sharable data

data

Well-Defined Architecture Execution Semantics



Carnegie Mellon

- Software Engineering Institute

•

•

•

•

Analyzable Architectural Models of Service-based Embedded Systems John J. Hudak June 27, 2008

© 2006 Carnegie Mellon University

error detected

Overview of AADL language-Hardware Components

Processor – provides thread scheduling and execution services

Processor

• Bus – provides physical connectivity between execution platform components



• Memory - provides storage for data and source code



• Device – interface to external environment





Model-based Engineering


A holistic approach provides insight via architectural analysis



Software Engineering Institute

Carnegie Mellon

Model-based Engineering: Single-Model, Multi-Dimensional Analysis




High-Level Models Insight into desired information flow



Software Engineering Institute

Carnegie Mellon

Vehicle Navigator SOA – Logical Data Paths



Latency Analysis

Establish the latency requirement (e.g. flow specification)

• Modeling the logical flow of data, latency property values

Determine actual latency of application components

• Measuring component execution time, actual latency property values


Perform latency analysis

• Summation of required latency values :: Summation actual latency values over specified flows



Software Engineering Institute

Carnegie Mellon



Software Engineering Institute Carnegie Mellon

John J. Hudak June 27, 2008 © 2006 Carnegie Mellon University


Execution Platform Mapping Another perspective




Software Engineering Institute

Carnegie Mellon

Thread view



GPS Service Thread Model Example



Software Engineering Institute Carnegie Mellon

Service-based Embedded Systems John J. Hudak June 27, 2008 © 2006 Carnegie Mellon University

Analysis / Synthesis of Binding

Binding Decisions can be analyzed

- Do we have enough hardware capacity?
 - Structured properly?
- How is performance affected given different scheduling protocols?

 - Scheduling_Protocols => Fixed_Priority_Preemptive;

Binding Decisions can be Automatically Optimized

- To minimize hardware needed
- Analyzed choices can be constrained
 - E.g. Due to Fault-tolerant replicas of failure independence
 - o Not_Collocated => reference replica2;
 - Binary code compatibility
 - o Allowed_Processor_Binding_Class => (processor powerpc);

Summary

Architecture modeling can be used to create analyzable representations of certain SOA's

Incremental Refinement – Each abstraction can be refined

• Real-life development processes

Modeling Concerns of Software - System Integration

Impact of Runtime architecture

For Analysis / Synthesis

• Multiple and extensible concerns

AADL + OSATE tools set provides a good 'first step' to design and analysis

• Open system, academic and industrial community support

Research issues to be explored -

Scalability



Software Engineering Institute Carnegi




Incremental Refinement

Supports Development Process Decomposition

- Impact on Performance (Budgets)
 - Comparison of budgets and actuals
- Incremental addition of details
 - Without breaking previous decisions

At each step of refinement the model is analyzable

Incremental Refinement (Budgeting)



Software Engineering Institute | Carnegie Mellon